Flash Translation layer(FTL)
Jump to navigation
Jump to search
Background information
The Flash Translation Layer acts as the name suggests a translation layer between the physical NAND chips and the digital operating system that runs from them.
The following pages of this segment go into deeper detail of each aspect of the FTL, but an overview of each aspect are as follows
- Block Mapping - Is responsible for mapping the digital data to the physical location on the chip dies
since there is not always (if ever) 1:1 relation to where data is stored digitally and where it is stored physically. - Wear Levelling-Due to the nature of how NAND functions, each cell within the chip has a limited lifespan,
wear levelling prevent excessive wear on certain areas - Bad Block Management - Once an area does have excess wear or simply does not function correctly
It's located is noted by the FTL and not used with the digital addresses being relocated to a healthy area of the storage - Garbage collection- as the name suggests, this aspect is responsible for clearing blocks that have previously been written too
but are now unused. Or need to store different information. - Block Reclamation- is responsible for moving blocks back to the list of available space after Garbage collection has erased them
Flow chart of order of operations
Insert a flow chart of steps and actions for each task (create using diagram)
Troubleshooting/tips and tricks
Fixes to any common issues that were encountered or could be easily encountered
Related Topics
Topics such as desoldering to chip off or firmware dumping for disk PCB repairs
Further reading
External references in wiki references can just be cited through the keyword link